* This paper introduces a new resonant gate driver for high-frequency synchronous buck converters. With a coupled inductor, this circuit can drive both the top and bottom switches in resonance. Furthermore, some of a switch's turn-off energy can be transferred and utilized in the turn-on of another switch. The operation principle is discussed and the driving loss is analyzed. Simulation and experimental results prove that this new gate driver can greatly reduce driving loss compared with conventional gate drivers. The proposed driver is well suited to high-frequency applications.
I. INTRODUCTION
Since the synchronous buck converter can greatly reduce conduction loss, it is widely used in low-voltage and highcurrent output applications, of which the voltage regulator module (VRM) for microprocessors is a good example. To shrink the size of the power supply, which is especially important in VRM applications, the switching frequency is increased so that small inductors and capacitors can be utilized. However, switching losses and gate driving losses of the power MOSFETs will be increased. Fig. 1 shows a conventional gate-drive circuit for power MOSFET S. The gate of S is charged through Sa and discharged through Sb. Without considering the driving losses and switching losses of Sa and Sb, the gate-drive loss is
where Q g is the total gate charge of S when the gate is charged to voltage level V g , and f s is the switching frequency. 2 shows a synchronous buck converter. The total conduction losses at 10 A output are about 1 W. With the conventional gate driver at V cc =12 V and f s =1.5 MHz, the total gate-drive losses are 1.36 W, which are even higher than the conduction losses. Since the full output power of the synchronous buck converter is only about 20 W, the gatedrive losses can degrade the total efficiency by about 5% at full load. For the lower-output voltage applications, which are the trend for the VRM, the gate-drive losses become more significant. As a result, resonant gate-drive technology is applied to VRM applications in order to reduce driving losses [1] . There have been many research projects d evoted to different resonant gate-drive circuits [2] [3] [4] [5] [6] [7] [8] . However, most of these drive circuits are only suitable for one-switch driving. To drive both the top and bottom switches in the synchronous buck converter, two sets of resonant drive circuits are needed. Two resonant inductors or transformers must be used, and the drive circuit size will be too large for VRM applications. This paper introduces a novel resonant gate driver with coupled inductor to drive both the top and bottom switches. Only one small magnetic core is needed to build the coupled inductor. Other parts of the driving circuit are well suited to silicon integration. As a result, the novel resonant gate driver can have a small size, comparable to the conventional gate driver. Furthermore, the coupled inductor can transfer energy between the top and bottom gate drive circuits and improve the performance.
Section II explains the operation principle of the proposed resonant gate driver. Section III introduces a self-adaptive control scheme for the resonant gate driver so that it can be used for any power MOSFETs and resonant inductors. Also, this control method can reduce the gate driving losses and the power stage conduction losses. In Section IV, the loss analysis illustrates the power-saving effect of the proposed resonant gate driver. Section V presents the simulation and experimental results, which prove the advantages of both the self-adaptive control scheme and the power-saving effect. Finally, the main characteristics of the proposed resonant gate driver are summarized in Section VI. Fig. 3 shows the whole resonant gate-drive circuit. The two blocks represent the resonant drive circuits that drive the bottom switch (S bottom ) and the top switch (S top ). Vc1 and Vc2 support the driving power for S bottom and S top separately. Normally, Vc1 is designed to be higher than 10 V and Vc2 is to be 5 V. Db and Cb compose a bootstrap circuit, supporting a float voltage source for the S top gate-drive circuit. The two resonant inductors, Lr1 and Lr2 are coupled to each other, and can be built with one tiny core. Complementary Pchannel and N-channel MOSFETs are used for (S1&S2) and (S3&S4) for their simple gate driving. All diodes in the circuit should be Schottky diodes in order to reduce the conduction losses. Fig. 4 shows the key operation waveforms. 
II. OPERATION PRINCIPLE

Turn-off of the Bottom Switch
When the pulse width modulation (PWM) signal comes with rising slope, both S3 and S4 are off, so there is no influence on the bottom driving circuit from the top driving circuit. Fig. 5 shows the turn-off circuit for the bottom switch. At t 1 , S2 is turned on, and the gate voltage Vg1 is discharged in resonance. At t 2 , Vg1 is discharged to zero and the inductor current rises to peak value in a negative direction. Because S bottom has been turned off completely after t 2 , S top can be turned on. At t 3 , S2 is turned off and S3 is turned on, and the current in Lr1 is transferred to Lr2. During the period between t2 and t3, the inductor current freewheels through D S5 (the body diode of S5), and S2. If S2 is turned off before S3 is turned on, the inductor current in Lr1 can still find a way through D s1 (the body diode of S1) and D S5 to flow back to voltage source Vs1. This is also the route for the leakage inductor current after S2 is turned off.
S2 S5
S bottom Vg1
S2 S5 When S top is turned on, the high dv/dt of Vn (see Fig. 3 ) will derive a current through the miller capacitor to the gate of S bottom . This is the reason for adding S5, offering a lowimpedance route to the ground. Without S5, the dv/dt current may trigger S bottom to turn on by mistake and develop a shortthrough problem from S top to S bottom .
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Turn-on of the Top Switch
Fig . 6 shows the turn-on circuit for the top switch. At t 3 , S3 is turned on and the initial inductor current in Lr2 is the reflected current in Lr1. This means some part of the turn-off energy of S bottom is transferred for the turn-on of S top . Also, this initial inductor current will help to increase the turn-on speed by about two times if S top and S bottom are the same type of device. The voltage source Vc2 for the bootstrap circuit is used to guarantee that Vg2 is higher than Vc2. The final charged gate voltage level depends on both the initial inductor current in Lr2 and the gate resistance. The maximum Vg2 is Vc1+Vc2 (the diode forward voltage drop is ignored here) because after that point, the coupled inductor will operate and t he Vc1 plays as a clamped voltage source. Normally Vg2 cannot be driven to so high because of the energy loss in the gate resistance. At t 4 , i Lr2 resonates to zero and diode D3 blocks the resonant loop. Vg2 will maintain the high voltage level until it is discharged. S3 can be turned off at any time after t 4 and before t 5 with zero-current switching. 
Turn-off of the Top Switch
At t 5 when the PWM signal is low, the top switch should be turned off. As a result, S4 is turned on. Fig. 7 shows the turn-off circuit for the top switch. At t 6 , Vg2 is discharged to zero and I Lr2 rises to peak value in a negative direction. After that, the inductor current freewheels through D2 and D4 until S1 is turned on at t 7 . The coupled inductor operates and the current in Lr2 is transferred to Lr1. S4 is still on after t 7 for a short period so that the leakage inductor current can be discharged. Then S4 can be turned off with zero-current switching. Since there is no dv/dt problem for the top switch, there is no need for an active switch, the role played by S5 in the bottom gate-drive circuit. 
Turn-on of the Bottom Switch
Fig. 8. Turn-on circuit for the bottom switch. Fig. 8 shows the turn-on circuit for the bottom switch. At t 7 , S1 is turned on with the initial inductor current transferred from Lr2. This means some part of the turn-off energy in S top will be transferred to turn on S bottom . Also, this initial inductor current will help to increase the turn-on speed. At t 8 , Vg1 is charged to Vc1 and D1 is conducted to clamp the gate voltage level (the diode forward voltage drop is ignored here). The inductor current in Lr1 will freewheel through D1 and S1 until S1 is turned off at t 9 . Then, the inductor current will flow back to Vc1 through D1 and D s2 (the body diode of S2) until it is reduced to zero at t 10 . The turn-on driving loss can be reduced by this inductor-stored energy returning back to the voltage source. Vg1 will m aintain the high voltage level until it is discharged.
III. SELF-ADAPTIVE CONTROL SCHEME
From the analysis in Section II, the gate signals for the five driving switches (S1-S5) should be carefully controlled. During the time delays of t 2 to t 3 , t 6 to t 7 and t 8 to t 9 , the inductor current freewheels, which leads to greater conduction losses. The time delays of t 2 to t 3 and t 6 to t 7 are the deadtimes between the power switches S bottom and S top . During these times, the body diode of S bottom conducts, and hence produces more conduction losses in the power stage. As a result, these delay times should be controlled as tightly as possible. Furthermore, different power MOSFETs and different resonant inductors require different gate signals for S1-S5. A self-adaptive control method is proposed to solve all these problems. Fig. 9 shows the basic control scheme for S1-S5. The idea is to get accurate measurements of the times at which the power MOSFETs are turned on and off. For the bottom switch, the gate signal Vg1 is directly sensed and compared with V L and V H . If V L is selected as the gate threshold voltage of S bottom , the output rising slope of comparator C1 represents the exact turn-off point of S bottom . In the same way, the output rising slope of comparator C2 represents the time at which S bottom is fully turned on with a gate voltage higher than V H . For the top switch, only turn-off information is needed. The drain voltage of S bottom Vn is sensed. When Vn is lower than zero, it means that the top switch has just been turned off and the body diode of S bottom begins freewheeling. The combination of the PWM signal and comparator outputs facilitates obtaining the control signals for S1-S5 with flip-flops. All the delay times are minimized or eliminated. Since the circuit input signals are only related to the PWM signal and the switch turn-on and turn-off states, this control method can be applied to any power MOSFETs and resonant inductance values (with reasonable design values). All the gate pulse widths of S1-S5 are self-adaptive. The deadtimes are also self-adaptive, which are just long enough to eliminate the short-through problem, and are minimum to reduce the S bottom body diode conduction losses.
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Another advantage of this control scheme is that it is well suited to semiconductor integration. A resonant gate driver chip can be developed based on this control method. Only one small core for the coupled inductors is needed to build the whole driver circuit. Fig. 10 shows the basic design. 
IV. LOSS ANALYSIS
Ideally, the resonant gate drive is lossless. However, all devices are not ideal. There are three types of losses in the driving circuit: conduction loss, switching loss and gate/logic loss. The conduction losses occur due to driving current going through the equivalent series resistance. The switching losses are related to the voltage-current overlap during turnon and turn-off periods of switches S1-S5. The gate/logic losses are attributed to the dissipative driving losses of S1-S5 and some logic gates in the driving circuit.
Conduction Loss Analysis
The analysis in Section II shows that the equivalent circuits during the resonant period in both switch's turn-on and turnoff are the same as shown in Fig. 11 . Vs, I L0 (initial inductor current) and V C0 (initial capacitor voltage) are different for different turn-on and turn-off periods. Table 1 lists these different parameters for four different cases. Here, the Schottky diode forward conduction drop is ignored. In Fig.  11 , L represents the resonant inductance added externally and all the parasitic inductance in the driving circuit loop. R is the sum of the R gate (gate resistance of the power MOSFETs), Rds on (conducting resistance of the driving MOSFETs), R D (diode equivalent conducting resistance), and all the parasitic resistance in the driving circuit loop. C is the equivalent gate capacitance of the power MOSFETs, which equals the total gate charge Q g over the final charging voltage level [3] . Equation (2) expresses the resonant driving current by solving the two-order system in Fig. 11 . The gate voltage in (3) can be easily derived by integration of (2).
When Q>>1, there is the relationship of ω 0 ≈ω. For the top switch, the turn-on period is the entire resonant period during which the inductor current resonates back to zero, and the turn-off period is the resonant period during which the gate voltage resonates to zero. For the bottom switch, the turn-off period is the same as it is for the top switch. However, the turn-on period is a little different. The resonant period ends when S1 is turned off. After that, the inductor current flows back to Vc1, decreasing linearly until it reaches zero.
The driving current information allows the conduction losses to be calculated mathematically. Equation (5) is the basic calculation formula for one switching cycle.
where, t 0 is the time at which either i L (t) reaches zero or the resonant period stops. Fig. 12 shows the conduction loss-reducing effect of the proposed resonant gate driver compared with the conduction loss of the conventional gate driver with the same gate drive voltage level. The top and bottom power devices are the same. With L=85 nH and C=3 nF, the turn-on and turn-off speed is less than 30 ns, which is well suited to high frequency drive applications (greater than 1 MHz). The gate resistance R has a significant influence on the performance of the resonant gate driver. Ideally, the smaller the R, the better. However, most of the power-MOSFETs use polysilicon as gate conductors, which can derive about 1-2 Ω equivalent series resistance (ESR). Even in this ESR range, this resonant gate driver can still save about 50% conduction losses. If the metal pattern is used for the gate conductors, the ESR can be reduced by about tenfold [9, 10] and the resonant gate driver can have more than 85% loss-saving effect. 
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Switching Loss Analysis
Equation (6) can estimate the switching loss during the turn-on or turn-off period in one cycle.
For the turn-on period, I s is the turn-on current, V s is the voltage stress across the device before switching, and t s is the turn-on time. For the turn-off period, I s is the turn-off current, V s is the voltage stress across the device after switching, and t s is the turn-off time. If a device undergoes zero current switching (ZCS) or zero voltage switching (ZVS), the switching loss can be ignored. Also, the switching loss is very sensitive to switching speed. Faster switching speed can reduce switching loss.
In Fig. 3 , S2 is turned on with ZCS. And S2 can still achieve ZCS turn-off if S3 is turned on a little before S2's turn-off. S3 is switched with ZCS turn-off but with hard turnon. S4 and S5 can achieve ZCS when turning on and off. S1 is hard-switched when it turns on and off. So, there are three hard-switching periods for the five driving MOSFETs.
For the conventional gate driver shown in Fig. 1 , both Sa and Sb are switched with hard turn-on and ZCS turn-off. So, there are four hard-switching periods to drive the synchronous buck converter. Further analysis shows that the hard-switching currents are much larger than those in the resonant gate driver if the switching speed is about the same. For the analysis example in Fig. 12 , with 30 ns switching speed, the conventional gate driver will have 4.8 A hard turnon current. However, the resonant gate driver will have only 1.71 A for S3's turn-on, 1.58 A and 2.14 A for S1's turn-on and turn-off (based on 1.7 Ω gate resistance). As a result, the resonant gate driver can reduce some switching loss.
In Fig. 1 , the conventional gate driver shows a potential short-through problem in Sa and Sb. Since these two complementary MOSFETs share the same driving signal, Sb may be turned on before Sa is turned off. The resonant gate driver can completely eliminate this problem. The shortthrough problem not only causes unexpected conduction losses, but also greatly increases the switching losses.
Gate/Logic Loss Analysis
The major gate/logics losses are due to the driving losses of the driving switches (S1-S5). The losses of the logic gate circuit can be ignored for their relative very small values. Equation (7) expresses the gate losses for one device per switching cycle.
where, Q g is the total gate charge with the applied gate charged voltage level V g .
Since an Rds on with several ohms is small enough for low gate impedance, it is very easy to select S5 to have a very small gate charge. The gate loss of S5 can be ignored. For S3 and S4, because V g is 5 V instead of 12 V in the conventional gate driver, the gate losses of S3 and S4 can be greatly reduced. The gate-driving conditions of S1 and S2 are similar to those in the conventional gate driver. As a result, the gate/logic losses of the resonant gate driver are smaller than those of the conventional gate driver.
In conclusion, the proposed resonant gate driver performs better than the conventional gate driver in turns of all types of losses in gate driving.
V. SIMULATION AND EXPERIMENTAL RESULTS
In order to verify the utility of the proposed resonant gatedrive circuit and the self-adaptive control scheme, simulations was done using Pspise software. The voltage sources are 10 V for Vc1 and 5 V for Vc2 in the simulations. All the logic circuits for the self-adaptive control are developed with the digital models in Pspise. Ideal models are used for the driving switches (S1-S5) and diodes. The model Si4410DY from Siliconix is used for the power MOSFETs. The gate resistance is assumed to be 1.5 Ω. Fig. 14 shows that the resonant gate driver operates well. The bottom switch gate is driven to 10 V and the top switch gate can be driven to more than 8.5 V with 5 V driving voltage source. The voltage level of Vg2 in 2 MHz case is a little lower than that in the 1 MHz case because of the smaller inductance value. For different resonant inductance values and switching frequencies, the control circuit can automatically adjust the control signal widths for S1-S5. Also, the deadtime is self-adjusted. The conduction losses in the simulations agree very well to the calculation results within ±8% error.
A prototype of the proposed resonant gate driver has been developed. A small toroid core T37-15 is used for the coupled inductor (about 81 nH for each resonant inductor). MOSFETs with small gate charge and low Rds on are selected for S1-S5 (DG316P for S1, DG315N for S2, Si6802DQ for S3 and S4 and BS270 for S5). Schottky diode IN5817 is used for all the diodes in the circuit. To test the driver circuit, a synchronous buck converter is built with power device Si4884DY (see Fig. 2 
VI. CONCLUSION
In high-frequency, low-voltage-output DC/DC converters with synchronous buck topologies, the gate-drive losses significantly degrade the efficiency. This paper proposes a novel resonant gate driver to solve the problem. The coupled inductor not only reduces the size of the driver circuit, but also assists the energy transfer between the top and bottom devices' driving circuits. The proposed self-adaptive control scheme is well suited to driving different power devices with different resonant inductance values. As a result, a resonant gate driver chip can be developed for universal applications. Loss analysis shows the great power-saving effect on the resonant gate driver, which is confirmed by the simulation and experimental results.
